HOME | DOCUMENTATION | DOWNLOADS | RESULT REPOSITORY | LINKS | INTERNAL | CONTACT

[ Benchmark Database | Performance Prediction | Comparative Diagrams ]


In the model the application and the case under consideration are described by a set of characteristic numbers. These are the number of cache loads, stores, main memory accesses and flops for a single processor run. For a parallel run the size of the boundary partitions per process, the amount of data to be communicated and the number of communication steps have to be added. These numbers are combined with the results of the low-level benchmarks and performance metrics. These are the theoretical peak performance, the Cachebench read and write bandwidths on different memory levels and the network bandwidth and latency from the PMB benchmarks. These results are taken from the repository directly, making the performance prediction depending automatically on the measured benchmark data.


 
Cachebench Information
 
Read:6143.7079
Write:17917.5978
RMW:11347.4411

 
Pingpong Information
 
Max Bandwidth:200.93
Bandwidth at 4 MB:0.17144
Latency:7.37

 
Processor Information
 
Name:Intel(R) Xeon(TM) CPU 2.66GHz
CPU Speed:2669.03 GHz
Flops per Cycle: *



*Warning:
This value must fit to the indicated processor architecture. If this is not the case, the value can be changed here. If the value do not fit to the respective processor architecture, the results of the performance prediction will be falsified.
Copyright © 2002-2005 ipacs-benchmark.org